

Radiation Hardened 3.3V Quad Differential Line Drivers

HS-26CLV31RH, HS-26CLV31EH

The Intersil HS-26CLV31RH, HS-26CLV31EH are radiation hardened 3.3V quad differential line drivers designed for digital data transmission over balanced lines, in low voltage, RS-422 protocol applications. CMOS processing assures low power consumption, high speed, and reliable operation in the most severe radiation environments.

The HS-26CLV31RH, HS-26CLV31EH accept CMOS level inputs and converts them to differential outputs. Enable pins allow several devices to be connected to the same data source and addressed independently. These devices have unique outputs that become high impedance when the driver is disabled or powered-down, maintaining signal integrity in multi-driver applications.

Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed here must be used when ordering.

Detailed Electrical Specifications for these devices are contained in SMD <u>5962-96663</u>. A "hot-link" is also provided on our homepage for downloading.

Features

- Electrically screened to SMD # <u>5962-96663</u>
- QML qualified per MIL-PRF-38535 requirements
- 1.2 micron radiation hardened CMOS

 - Single event upset LET 100MeV/mg/cm²)
 - Single event latch-up immune
- Extremely low stand-by current 100µA (max)
- Operating supply range 3.0V to 3.6V
- CMOS level inputs $\dots V_{IH} > (0.7) (V_{DD}); V_{IL} < (0.3) (V_{DD})$
- · High impedance outputs when disabled or powered down
- Full -55°C to +125°C military temperature range
- Pb-Free (RoHS Compliant)

Applications

• Line transmitter for MIL-STD-1553 serial data bus

Ordering Information

ORDERING NUMBER (Note 1)	INTERNAL MKT. NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
5962F9666302QEC	HS1-26CLV31RH-8	Q 5962F96 66302QEC	-55 to +125	16 Ld SBDIP	D16.3
5962F9666302QXC	HS9-26CLV31RH-8	Q 5962F96 66302QXC	-55 to +125	16 Ld FLATPACK	K16.A
5962F9666302VEC	HS1-26CLV31RH-Q	Q 5962F96 66302VEC	-55 to +125	16 Ld SBDIP	D16.3
5962F9666302VXC	HS9-26CLV31RH-Q	Q 5962F96 66302VXC	-55 to +125	16 Ld FLATPACK	K16.A
5962F9666302V9A	HS0-26CLV31RH-Q		-55 to +125	Die	
HS1-26CLV31RH/PROTO	HS1-26CLV31RH/PROTO	HS1-26CLV31RH/PROTO	-55 to +125	16 Ld SBDIP	D16.3
HS9-26CLV31RH/PROTO	HS9-26CLV31RH/PROTO	HS9-26CLV31RH/PROTO	-55 to +125	16 Ld FLATPACK	K16.A
5962F9666304VEC	HS1-26CLV31EH-Q	Q 5962F96 66304VEC	-55 to +125	16 Ld SBDIP	D16.3
5962F9666304VXC	HS9-26CLV31EH-Q	Q 5962F96 66304VXC	-55 to +125	16 Ld FLATPACK	K16.A
5962F9666304V9A	HS0-26CLV31EH-Q		-55 to +125	Die	
HS0-26CLV31RH/SAMPLE	HS0-26CLV31RH/SAMPLE		-55 to +125	Die	
5962F9666302VYC	HS9G-26CLV31RH-Q (Note 2)	Q 5962F96 66302VYC	-55 to +125	16 Ld FLATPACK	K16.A
HS9G-26CLV31RH/PROTO	HS9G-26CLV31RH/PROTO (Note 2)	HS9G-26CLV31RH/PROTO	-55 to +125	16 Ld FLATPACK	K16.A

NOTES:


- 1. These Intersil Pb-free Hermetic packaged products employ 100% Au plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- 2. The lid of these packages are connected to the ground pin of the device.

HS-26CLV31RH, HS-26CLV31EH


Pin Configurations

HS1-26CLV31RH, HS1-26CLV31EH (16 LD SBDIP) CDIP2-T16 **TOP VIEW** 16 VDD AIN 15 DIN AO 2 ΑO 14 DO **ENABLE** 13 DO BO 5 12 ENABLE во 11 CO 10 CO BIN 9 CIN GND 8

HS9-26CLV31RH, HS9-26CLV31EH (16 LD FLATPACK) CDFP4-F16 TOP VIEW



Logic Diagram



For additional products, see www.intersil.com/product-tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

HS-26CLV31RH, HS-26CLV31EH

Die Characteristics

DIE DIMENSIONS:

96.5 mil x 195 mils x 21 mils (2450 x 4950)

INTERFACE MATERIALS:

Glassivation:

Type: PSG (Phosphorus Silicon Glass)

Thickness: 8kÅ ±1kÅ

Metallization:

Bottom: Mo/TiW

Thickness: 5800Å ±1kÅ

Top: AlSiCu (Top)
Thickness: 10kÅ ±1kÅ

Substrate:

AVLSI1RA

Backside Finish:

Silicon

ASSEMBLY RELATED INFORMATION:

Substrate Potential (Powered Up):

 v_{DD}

ADDITIONAL INFORMATION:

Worst Case Current Density:

 $< 2.0 \times 10^5 \text{A/cm}^2$

Bond Pad Size:

110µm x 100µm

Metallization Mask Layout

HS-26CLV31RH, HS-26CLV31EH




TABLE 1. HS-26CLV31RH, HS-26CLV31EH PAD COORDINATES

		RELATIVE TO PIN 1		
PIN NUMBER	PAD NAME	X COORDINATES	Y COORDINATES	
1	AIN	0	0	
2	AO	0	-570.7	
3	ĀŌ	0	-1483.5	
4	ENABLE	0	-2124.8	
5	BO	0	-2873.5	
6	ВО	0	-3786.3	
7	BIN	0	-4357	
8	GND	852.4	-4357	
8	GND	1062.4	-4357	
9	CIN	1912.8	-4357	
10	co	1912.8	-3786.3	
11	со	1912.8	-2873.5	
12	ENABLE	1912.8	-2124.8	
13	DO	1912.8	-1483.5	
14	DO	1912.8	-570.7	
15	DIN	1912.8	0	
16	VIN	1062.4	0	
16	VIN	852.4	0	

NOTE: Dimensions in microns